
INTEGRATED CIRCUITS



Product data sheet Supersedes data of 2004 Jul 09 2004 Sep 29



PCA9515A

DESCRIPTION

The PCA9515A is a CMOS integrated circuit intended for application in $\rm I^2C$ and SMBus systems.

While retaining all the operating modes and features of the I^2C system it permits extension of the I^2C -bus by buffering both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF.

The I²C-bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9515A enables the system designer to isolate two halves of a bus, thus more devices or longer length can be accommodated. It can also be used to run two buses, one at 5 V and the other at 3.3 V or a 400 kHz and 100 kHz bus, where the 100 kHz bus is isolated when 400 kHz operation of the other is required.

Two or more PCA9515As cannot be put in series. The PCA9515A design does not allow this configuration. Since there is no direction pin, slightly different "legal" low voltage levels are used to avoid lock-up conditions between the input and the output. A "regular LOW" applied at the input of a PCA9515A will be propagated as a "buffered LOW" with a slightly higher value. When this "buffered LOW" is applied to another PCA9515A, PCA9516A, or PCA9518 in series, the second PCA9515A, PCA9516A, or PCA9518 will not recognize it as a "regular LOW" and will not propagate it as a "buffered LOW" again. The PCA9510/9511/9513/9514 and PCA9512 cannot be used in series with the PCA9515A, PCA9516A, or PCA9518 but can be used in series with themselves since they use shifting instead of static offsets to avoid lock-up conditions.

FEATURES

- 2 channel, bi-directional buffer
- I²C-bus and SMBus compatible
- Active-HIGH repeater enable input
- Open-drain input/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates standard mode and fast mode I²C devices and multiple masters
- Powered-off high-impedance I²C pins
- Operating supply voltage range of 2.3 V to 3.6 V
- 5.5 V tolerant I²C and enable pins
- 0 to 400 kHz clock frequency¹
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101.
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA.
- Package offerings: SO and TSSOP (MSOP)

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
8-pin plastic SO	–40 °C to +85 °C	PCA9515AD	PA9515A	SOT96-1
8-pin plastic TSSOP (MSOP)	–40 °C to +85 °C	PCA9515ADP	9515A	SOT505-1

Standard packing quantities and other packaging data are available at www.standardproducts.philips.com/packaging.



PIN CONFIGURATION




Figure 1. Pin configuration

PIN DESCRIPTION

PIN	SYMBOL	FUNCTION
1	n.c.	No connection
2	SCL0 Serial clock bus 0	
3	SDA0	Serial data bus 0
4	GND	Supply ground
5	EN	Active-HIGH repeater enable input
6	SDA1	Serial data bus 1
7	SCL1	Serial clock bus 1
8	V _{CC}	Supply power

^{1.} The maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater.






Figure 2. PCA9515A block diagram

The output pull-down of each internal buffer is set for approximately 0.5 V, while the input threshold of each internal buffer is set about 0.07 V lower, when the output is internally driven LOW. This prevents a lock-up condition from occurring.

FUNCTIONAL DESCRIPTION

The PCA9515A integrated circuit contains two identical buffer circuits which enable I^2C and similar bus systems to be extended without degradation of system performance.

The PCA9515A contains two bi-directional, open drain buffers specifically designed to support the standard LOW-level-contention arbitration of the I²C-bus. Except during arbitration or clock stretching, the PCA9515A acts like a pair of non-inverting, open drain buffers, one for SDA and one for SCL.

Enable

The EN pin is active HIGH with an internal pull up and allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power up until after the system power up reset. It should never change state during an I^2C operation because disabling during a bus operation will hang the bus and enabling part way through a bus cycle could confuse the I^2C parts being enabled.

The enable pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures.


I²C Systems

As with the standard I²C system, pull-up resistors are required to provide the logic HIGH levels on the Buffered bus. (Standard open-collector configuration of the I²C-bus). The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. This part designed to work with standard mode and fast mode I²C devices in addition to SMBus devices. Standard mode I²C devices only specify 3 mA output drive, this limits the termination current to 3 mA in a generic I²C system where standard mode devices and multiple masters are possible. Under certain conditions higher termination currents can be used. Please see Application Note AN255 *"I²C & SMBus Repeaters, Hubs and Expanders"* for additional information on sizing resistors and precautions when using more than one PCA9515A/PCA9516A in a system or using the PCA9515A/16A in conjunction with the P82B96.

PCA9515A

APPLICATION INFORMATION

A typical application is shown in Figure 3. In this example, the system master is running on a $3.3 \text{ V} \text{ I}^2\text{C}$ -bus while the slave is connected to a 5 V bus. Both buses run at 100 kHz unless the slave bus is isolated and then the master bus can run at 400 kHz. Master devices can be placed on either bus.





The PCA9515A is 5 V tolerant so it does not require any additional circuitry to translate between the different bus voltages.

When one side of the PCA9515A is pulled LOW by a device on the I²C-bus, a CMOS hysteresis type input detects the falling edge and causes an internal driver on the other side to turn on, thus causing the other side to also go LOW. The side driven LOW by the PCA9515A will typically be at $V_{OL} = 0.5$ V.

In order to illustrate what would be seen in a typical application, refer to Figures 4 and 5. If the bus master in Figure 3 were to write to the slave through the PCA9515A, we would see the waveform shown in Figure 4 on Bus 0. This looks like a normal I²C transmission until the falling edge of the 8th clock pulse. At that point, the master releases the data line (SDA) while the slave pulls it LOW through the PCA9515A. Because the V_{OL} of the PCA9515A is typically around 0.5 V, a step in the SDA will be seen. After the master has transmitted the 9th clock pulse, the slave releases the data line.




Figure 4. Bus 0 waveform

PCA9515A

On the Bus 1 side of the PCA9515A, the clock and data lines would have a positive offset from ground equal to the V_{OL} of the PCA9515A. After the 8th clock pulse, the data line will be pulled to the V_{OL} of the slave device that is very close to ground in our example.

It is important to note that any arbitration or clock stretching events on Bus 1 require that the V_{OL} of the devices on Bus 1 be 70 mV below the V_{OL} of the PCA9515A (see V_{OL} – V_{ilc} in the DC Characteristics section) to be recognized by the PCA9515A and then transmitted to Bus 0.




Figure 5. Bus 1 waveform

PCA9515A

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134). Voltages with respect to pin GND.

SYMBOL	PARAMETER		LIMITS		
STMBOL			MAX.	UNIT	
V _{CC} to GND	Supply voltage range V_{CC}	-0.5	+7	V	
V _{bus}	Voltage range I ² C-bus, SCL or SDA	-0.5	+7	V	
1	DC current (any pin)	—	50	mA	
P _{tot}	Power dissipation	—	100	mW	
T _{stg}	Storage temperature range	-55	+125	°C	
T _{amb}	Operating ambient temperature range	-40	+85	°C	

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 3.0 V to 3.6 V; GND = 0 V; T_{amb} = –40 to +85 °C; unless otherwise specified.

	DADAMETED	TEAT CONDITIONS		LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ²	MAX.	UNIT
Supplies	•	•			-	
V _{CC}	DC supply voltage		3.0	—	3.6	V
I _{CCH}	Quiescent supply current, both channels HIGH	$V_{CC} = 3.6 V;$ SDAn = SCLn = V_{CC}	-	0.8	5	mA
I _{CCL}	Quiescent supply current, both channels LOW	V _{CC} = 3.6 V; one SDA and one SCL = GND, other SDA and SCL open		1.7	5	mA
I _{CCLc}	Quiescent supply current in contention	V _{CC} = 3.6 V; SDAn = SCLn = GND	-	1.6	5	mA
Input SCL;	input/output SDA	•		-	-	
V _{IH}	HIGH-level input voltage		0.7 V _{CC}	—	5.5	V
VIL	LOW-level input voltage (Note 1)		-0.5	—	0.3 V _{CC}	V
V _{ILc}	LOW-level input voltage contention (Note 1)		-0.5	—	0.4	V
VIK	Input clamp voltage	I _I = -18 mA	—	—	-1.2	V
ILI	Input leakage current	V ₁ = 3.6 V	-1	—	+1	μΑ
IIL	Input current LOW, SDA, SCL	V ₁ = 0.2 V, SDA, SCL	—	—	5	μΑ
V _{OL}	LOW-level output voltage	I _{OL} = 20 μA or 6 mA	0.47	0.52	0.6	V
V _{OL} -V _{ILc}	LOW-level input voltage below output LOW level voltage	Guaranteed by design	-	_	70	mV
Cl	Input capacitance	V ₁ = 3 V or 0 V	— —	6	7	рF
Enable	•	•			-	
V _{IL}	LOW-level input voltage		-0.5	—	0.8	V
V _{IH}	HIGH-level input voltage		2.0	—	5.5	V
IIL	Input current LOW, EN	V _I = 0.2 V, EN	—	-10	-30	μΑ
ILI	Input leakage current		-1	—	1	μΑ
CI	Input capacitance	V ₁ = 3.0 V or 0 V		6	7	pF

NOTES:

1. V_{IL} specification is for the first LOW level seen by the SDAx/SCLx lines. V_{ILc} is for the second and subsequent LOW levels seen by the SDAx/SCLx lines.

2. Typical value taken at 3.3 V and 25 $^\circ\text{C}.$

3. For operation between published voltage ranges, refer to worst case parameter in both ranges.

PCA9515A

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.3 to 2.7 V; GND = 0 V; T_{amb} = –40 to +85 °C; unless otherwise specified.

SYMBOL	DADAMETED	TEST CONDITIONS		LIMITS		
STMBUL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ²	MAX.	UNIT
Supplies	•	*			-	
V _{CC}	DC supply voltage		2.3	—	2.7	V
ICCH	Quiescent supply current, both channels HIGH	$V_{CC} = 2.7 V;$ SDAn = SCLn = V_{CC}	—	0.8	5	mA
I _{CCL}	Quiescent supply current, both channels LOW	V_{CC} = 2.7 V; one SDA and one SCL = GND, other SDA and SCL open	-	1.6	5	mA
I _{CCLc}	Quiescent supply current in contention	V _{CC} = 2.7 V; SDAn = SCLn = GND	—	1.6	5	mA
Input SCL;	input/output SDA				_	
VIH	HIGH-level input voltage		0.7 V _{CC}	—	5.5	V
V _{IL}	LOW-level input voltage (Note 1)		-0.5	—	0.3 V _{CC}	V
V _{ILc}	LOW-level input voltage contention (Note 1)		-0.5	—	0.4	V
V _{IK}	Input clamp voltage	I _I = -18 mA	—	—	-1.2	V
ILI	Input leakage current	V ₁ = 2.7 V	-1	—	+1	μA
۱ _{IL}	Input current LOW, SDA, SCL	V _I = 0.2 V, SDA, SCL	— —	_	10	μA
V _{OL}	LOW-level output voltage	$I_{OL} = 20 \ \mu A \text{ or } 6 \ m A$	0.47	0.52	0.6	V
V _{OL} -V _{ILc}	LOW-level input voltage below output LOW level voltage	Guaranteed by design	_	—	70	mV
CI	Input capacitance	V ₁ = 3 V or 0 V	— —	6	7	pF
Enable						
VIL	LOW-level input voltage		-0.5	_	0.8	V
VIH	HIGH-level input voltage		2.0	_	5.5	V
IIL	Input current LOW, EN	V _I = 0.2 V, EN	—	-10	-30	μΑ
ILI	Input leakage current		-1	—	1	μΑ
CI	Input capacitance	V ₁ = 3.0 V or 0 V	—	6	7	pF

NOTES:

V_{IL} specification is for the first LOW level seen by the SDAx/SCLx lines. V_{ILc} is for the second and subsequent LOW levels seen by the SDAx/SCLx lines.
 Typical value taken at 2.5 V and 25 °C.

PCA9515A

AC ELECTRICAL CHARACTERISTICS

V_{CC} = 2.3 to 2.7 V

SYMBOL	DADAMETED	TEST CONDITIONS		LIMITS		
	PARAMETER	TEST CONDITIONS	MIN.	TYP. ²	MAX.	UNIT
t _{PHL}	Propagation delay	Waveform 1	45	82	130	ns
t _{PLH}	Propagation delay	Waveform 1; Note 1	33	113	190	ns
t _{THL}	Transition time	Waveform 1	—	57	—	ns
t _{TLH}	Transition time	Waveform 1; Note 1	—	148	—	ns
t _{SET}	Enable to Start condition		100	—	_	ns
t _{HOLD}	Enable after Stop condition		130	—	_	ns

NOTES:

1. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times.

2. Typical value taken at 2.5 V and 25 $^\circ\text{C}.$

AC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
STWBUL		TEST CONDITIONS	MIN.	TYP. ²	MAX.	
t _{PHL}	Propagation delay	Waveform 1	45	68	120	ns
t _{PLH}	Propagation delay	Waveform 1; Note 1	33	102	180	ns
t _{THL}	Transition time	Waveform 1	—	58	—	ns
t _{TLH}	Transition time	Waveform 1; Note 1	—	147	—	ns
t _{SET}	Enable to Start condition		100	—	_	ns
t _{HOLD}	Enable after Stop condition		100	—	_	ns

NOTES:

1. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times.


2. Typical value taken at 3.3 V and 25 °C.

AC WAVEFORMS



Waveform 1.

TEST CIRCUIT




DEFINITIONS


- R_L = Load resistor; 1.35 k Ω
- $C_L= \begin{array}{c} Load \ capacitance \ includes \ jig \ and \ probe \ capacitance; \\ 50 \ pF \end{array}$
- $\label{eq:RT} R_T = \begin{array}{c} \mbox{Termination resistance should be equal to } Z_{OUT} \mbox{ of } \\ \mbox{pulse generators.} \end{array}$

SW02280

PCA9515A



PCA9515A



REVISION HISTORY

Rev	Date	Description
_3	20040929	Product data sheet (9397 750 14098). Supersedes data of 2004 Jul 09 (9397 750 13709).
		Modifications:
		 'Features' section on page 2, last bullet: add "(MSOP)"
		• 'Ordering information' table on page 2: add "(MSOP)" to 8-pin plastic TSSOP
_2	20040709	Product data sheet (9397 750 13709). Supersedes data of 2004 Jun 17 (9397 750 13237).
_1	20040617	Objective data sheet (9397 750 13237).

PCA9515A



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data sheet	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data sheet	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data sheet	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +

Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Published in the U.S.A.

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document number:

Date of release: 09-04 9397 750 14098

Let's make things better.



